In this paper a new low noise amplifier configuration is proposed to achieve wideband operation. This configuration consists of an LC-ladder filter and a common-emitter stage employing shunt-shunt capacitive feedback to realize wideband matching. Design equations for this configuration are derived, as well as equations for the important performance measures namely noise figure, gain and IIP3. The results of a design for achieving typical low noise amplifier specifications in the ultra-wideband are calculated from these equations and plotted. Without any optimization S 11 of less than -10 dB over the entire frequency band and a minimum noise figure of 2.7 dB are predicted when achieving S 21 of 20 dB. These results indicate that very good performance can be attained through the use of this technique. Simulations were also done to verify the calculated results.
INTRODUCTION
Low noise amplifiers (LNAs) play a vital role in any wireless receiver since it dominates the noise figure (NF) of the entire system [1] and as such has remained an active area of research for many years. While LNA design techniques in narrowband applications have been researched for some time, wideband techniques have received more thorough investigation in the last few years as well; especially since the approval of the application of ultra-wideband (UWB) technology for commercial use in 2002. The ultra-wideband ranges from 3.1 to 10.6 GHz and the implementation of UWB systems and its sub-systems has been a challenge for integrated circuit designers since its approval [2] .
Wideband LNAs typically require a 50 input impedance over the entire bandwidth to efficiently interface with antennas. A flat gain is also required over the entire frequency band of interest, as well as a low average NF. This poses unique design challenges compared to the narrowband case in addition to any further linearity or power consumption requirements.
Although improvements in transistor speed and device scaling has served to improve noise performance of LNAs over the past years, the NF ultimately depends on the input matching network [3] . Various traditional matching schemes exist; however the shortcomings of these techniques have been discussed in [4] , and it was shown that narrowband techniques are often applied directly to wideband design resulting in suboptimal performance. Therefore a new implementation is proposed that combines a common-emitter (CE) amplifier employing capacitive shunt-shunt feedback and a LC-ladder configuration at the input providing wideband matching.
This work describes the design principles of this implementation in detail and straight forward design equations are also derived. A LNA designed for operation over the UWB is presented to illustrate the results that can be obtained using this configuration, based on the mathematical analysis presented; this is also validated with simulation results. Designing for the UWB was an arbitrary selection however since, as will be shown, such LNAs can be designed for an arbitrary bandwidth.
DESIGN PRINCIPLES

Input matching
Wideband input matching is achieved through the use of a fourth order LC-ladder filter allowing the realization of an arbitrary wide matched bandwidth at the input [5] . This is combined with the capacitive shunt-shunt feedback technique [2] , [6] shown in Fig. 1 , which is used to generate the resistance and capacitance of the series RLC part of the circuit, rather than using inductive emitter degeneration.
As shown in Fig. 2 the LC-ladder consists of four reactive elements where C 2 and L 1 determine the lower cut-off frequency of the matched band and C 1 and L 2 the upper cut-off frequency. The appropriate values for these components are given by [5] Figure 1 : Schematic of a capacitive shunt-shunt feedback amplifier used to produce an equivalent series RLC circuit [2] .
where R S is the source resistance and f L and f H the lower and upper cut-off frequencies of the matched bandwidth respectively.
A benefit of using this configuration is that it takes advantage of what would in many cases be regarded as unwanted parasitic components and incorporates them into the matching network. The shunt capacitor C 1 can be implemented as the pad capacitance, and the shunt inductor L 1 as the DC bias choke. Both inductors L 1 and L 2 are implemented using spiral inductors for which good optimization techniques exist [7] . The series capacitance however is derived from the equivalent capacitance resulting from the feedback network.
Through straight forward small signal analysis it is easily shown that, while j R L C L << 1 + g m R L , the equivalent capacitance and resistance at the base of the transistor is respectively given by [ 
With reference to Fig. 1 in these equations g m is the transistor transconductance, C the base-emitter capacitance, C the base-collector capacitance, and C F an intentionally added capacitance in parallel with C to increase the total base-collector capacitance (C BC ). R L and C L are the respective parallel connected load resistance and capacitance, including the input impedance of a an arbitrary wide resistive impedance [5] .
following amplifier stage. The approximation of R eq holds if g m R L is much larger than one and the Miller-capacitance is much larger than C .
The result is similar to that achieved in [5] where inductive emitter degeneration was used to generate the series RLC circuit, however in this design the base-emitter voltage does not roll-off at 20 dB per decade. In the emitter degeneration case, the current flowing into the transistor is approximated as v S /(2R S ) over the band of interest. The voltage over the base-emitter capacitance and thus the base-emitter junction is then given by
indicating the voltage roll-off [5] .
In the capacitive feedback case however the transistor and feedback network, as opposed to the emitter inductor, is used to generate the resistive component and thus the voltage over the base-emitter junction is the voltage over both the equivalent resistance and capacitance, which results in
and is a decreasing function at -20 dB per decade from infinity to a corner at -6 dB at the lower cut-off frequency, from where the zero results in a constant voltage drop over the junction with frequency.
In this derivation the base series resistance (r b ) of the transistor was neglected, and thus it is worth noting whether this still applies in the super high frequency (SHF) range. The effect of this resistor becomes noticeable when the impedance of C drops at high frequencies, causing a greater portion of the input voltage to fall across r b . This decreases the voltage gain by introducing a pole at
However for a typical C of 40 fF and a base resistance of less than 50 this pole is above 30 GHz and as such r b can be safely neglected.
First stage gain
The gain of this amplifier stage, characterised as S 21 , is given by
where A v,in is the gain of the input ladder network, i.e. from the source to the base-emitter junction. G M is the transconductance of the amplifier and Z L the load impedance.
The complete transfer function of the ladder network is given by
where a Norton and subsequent Thévenin transform was used to place the source in series with the impedance of the parallel RLC circuit (Z S ) comprised of R S , L 1 and C 1 . Z T,in is the total equivalent input impedance as defined in (2a) and (2b).
The transconductance and load impedance are given respectively by
Since the transfer function of the ladder network was shown to be approximately constant over the band of interest it is apparent that there is a single dominant pole at the output of the amplifier given by
Unfortunately a small collector current is required to generate the equivalent 50 resistance (as shown in Section III), and as such a large R L is typically required to achieve large gain. Therefore the pole is often within the band of interest resulting in a -20 dB per decade roll-off in the frequency response.
Even if this is not the case, the gain-bandwidth product (GBP) or f T of the transistor will often not allow large gain for operation up to the high SHF range. If the gain is higher than f T /f H there will be a -20 dB per decade roll-off of gain regardless of the position of the output pole.
Gain flattening
From the preceding discussion it is desirable to equalize the gain of the amplifier by introducing a zero into the system to cancel the output pole of the first stage. This can be done by adding a second amplifier stage with an inductive load, resulting in the complete amplifier circuit shown in Fig. 3 . The voltage gain of the second stage is
where g m2 is the transconductance of the second stage transistor and L 3 the load inductance. The overall gain can then be defined as (12) where g m1 is usually sufficiently larger than the base-collector impedance for the frequency dependence of that term to be neglected.
If the second stage gain is designed to be unity at the peak of the first stage gain, the overall gain will have the value of that peak gain equalized over the entire band of interest. Alternatively, the overall gain can be distributed between the two stages with an arbitrary ratio and used to optimize the overall linearity or NF. 
Additional gain stages
The LNA configuration of Fig. 3 provides wideband conjugate input matching as well as gain with a flat frequency response. Depending on the transistor process that is used it might however not be possible to achieve the desired gain specification. In such a case additional common-emitter stages employing resistive loads may be added to increase the overall gain further.
DESIGN EQUATIONS
For a given frequency band and gain specification, compact equations can be derived for the design of an amplifier using the configuration discussed in the previous section.
The frequency specification is met through proper selection of the reactive elements in the ladder input matching network. As an initial estimate (1a) and (1b) can be used; and through subsequent plotting of the various performance measures these values can be altered to optimize the design.
The characteristics of the first amplification stage are determined by the collector current (I C ) as well as three components: R L1 , C L1 and C F in conjunction with the parasitic C of the transistor. The load resistance together with the collector current is used to set the gain of the first stage.
In the design process this voltage gain (A v1 ) is selected first. The equivalent capacitance used to synthesize C 2 is determined by C F and A v1 and thus the equation for C F can be derived from (2a) as
The equivalent resistance in (2b) is a function of the feedback and the load capacitance as well as g m and thus can be used to derive an equation for
Although C L also strongly affects R eq it should not be used to alter R eq but rather kept to a minimum to avoid making the dominant pole frequency even lower.
Once the collector current has been determined R L1 is set based on the initial selection of A v1 .
PERFORMANCE MEASURES
Noise figure
The circuit shown in Fig. 4 includes all the relevant noise sources of the first amplifier stage and could be used to calculate the NF. The analysis however is complicated by the presence of the feedback capacitance, as well as the R S and R 1 noise sources which form part of the parallel RLC circuit. To simplify the final NF equation the equivalent circuit in Fig. 5 can be used.
Where shunt-shunt feedback is applied to an amplifier the equivalent noise voltage source is not affected [8] and is thus given by [9] 
where k is Boltzmann's constant, T is absolute temperature in degrees Kelvin and q is the electron charge; r b is the base series resistance and 0 is the DC current gain of the transistor. The equivalent noise current increases however due to the current flowing through the feedback network resulting from the equivalent noise voltage [8] and is given by [9] where
The noise factor of the first stage can now be defined as 2 , 2 , (18) where each term represents the equivalent power spectral density of the respective noise sources over the base-emitter junction. From the discussion above with Z 2 = R 2 + j L 2 the noise factor becomes and with the further substitution of (15) and (16) and simple algebraic manipulation can be written as 
Linearity
Although NF and gain can be quantified relatively well using small signal analysis amplifier linearity, being a large signal phenomenon, is harder to evaluate. A Volterra-series can be used to analyze circuits operating in weak non-linearity [10] , however the derivation of the Volterra-series is very laborious and offer little insight that cannot be gained through large signal circuit simulations. Therefore only an approximation that can be used as an initial estimate of the IIP3 is derived here.
The third order input intermodulation product (IIP3) voltage of a CE amplifier can be approximated as [11] 
where V T is the thermal voltage. Since the proposed amplifier consists of two cascaded CE stages in which the first stage acts as a pre-amplifier which reduces the linearity of the last stage, the final IIP3 voltage of the amplifier is given by 1 , 
RESULTS
To gain insight into the potential performance of this configuration an amplifier with S 21 of 20 dB was designed using the equations derived in this paper for an arbitrary bandwidth of 3 to 10 GHz (the UWB). The IBM 8HP BiCMOS process with transistor emitter lengths of 12 m was assumed. The component values that were obtained are given in Table 1 and the critical performance measures as calculated are plotted in Fig. 6 to Fig. 9 . To verify the equations derived in this paper the design was also simulated in Cadence using Spectre RF and the HIT-kits supplied by IBM. The comparison of the calculated results with the S-parameter simulations are shown in Fig. 10 and the NF comparison in Fig. 11 which shows that the simulated NF is better than predicted. In both cases there is good tracking between the results.
The calculated results were obtained with a 0 of 300 and a pessimistic inductor quality factor of 5. A supply voltage of 1.5 V was used; thus the power consumption resulting from the collector currents in Table 1 is only 7.35 mW excluding biasing circuitry. 
CONCLUSION
The design principles of a newly proposed wideband LNA topology combining a LC-ladder network and capacitive shunt-shunt feedback were discussed and compact design equations were derived. Equations for the important performance measures were also given and verified with simulations using parameterized cells which include device parasitics. Based on this analysis, this configuration has great potential for achieving good performance, especially when component values are further optimized through simulation. A comparison of the results to other LNAs in literature is given in Table 2 and shows improved noise performance. 
